



Implement the i281 CPU in Hardware

Team Members:

Daryl Damman, Logan Lee, Grant Nordling, Braxton Rokos, Gavin
Tersteeg


Client/Advisor: Professor Alexander Stoytchev

Project Vision


The i281 CPU was designed to support the curriculum in CprE 281: Digital Logic. Currently, this design is implemented to run on an FPGA and a web simulator. To fully realize the potential of this teaching tool, students also need a physical implementation to interact with.

Our implementation of the i281 CPU must be created in dedicated hardware and remain similar to the FPGA and simulator designs. Two implementations must be designed on breadboards and printed circuit boards, respectively.

Historical Timeline



Historical Timeline




Fully Functional Prototype



i281e CPU Specifications

- Clock Speed: 1Hz up to 2MHz (up to 2.5MHz overclock)
 - Processor fails around 2.75MHz
- Power Requirements: 0.8A @ 5VDC (Input 5-12VDC)
 - Fuse for overcurrent protection @ 2A
- Memory: 32 KW (64 KB) of Code RAM, 32 KB of Data RAM
 - Also includes 128 words of Code ROM for booting the system
- Compact Flash: extended memory for long-term storage
 - Acts as the “hard disk” and stores the OS and File System for DOS/281



BIOS HIGH
BIOS LOW

Author: Daryl Damman

Register A

Register B

Register C

Register D

Port 0

Port 1

C0-C7

C8-C15

C16-C23

Author: Gavin Tersteg

88888288

VROM

i281e CPU

i281e CPU design by:
Daryl Damman
Logan Lee
Grant Nordling
Braxton Rokos
Gavin Tersteg

i281e CPU design by:
Kyung-Tae J. Kim
Alexander Stoytch
Project Supervisor:
Alexander Stoytch

Control Path Signals

REG Input / C10 Out

8-Bit Adder/Subtr

C15 MUX

C16 MUX


Instruction High Bits
REG Port 0 / ALU Input A
REG Port 1 / WRITBACK
ALU Input B / C11 Out
ALU Output
Switches High Bits

Instruction Low Bits
Program Counter
DMEM Address / C15 Out
DMEM Input / C16 Out
DMEM Output
REG Input / C10 Out
Switches Low Bits

Author: Daryl Damman
8-Bit
2-1 MUX

Author: Daryl Damman
8-Bit
2-1 MUX

1.8432 MHz



BIOS HIGH
BIOS LOW

1281e
Code Memory

Author: Daryl Damman

Register A

Register B

Register C

Register D

CPU

C0-C7

C8-C15

C16-C23

Author: Gavin Tersteeg

88888888

VROM

i281e CPU

i281e CPU design by:
Daryl Damman
Logan Lee
Grant Nordling
Braxton Rokos
Gavin Tersteeg

i281 CPU design by:
Kyung-Tae J. Kim
Alexander Stoytch
Project Supervisor:
Alexander Stoytch

Control Path Signals

C15 MUX


C16 MUX

1.8432 MHz

BIOS &
Code
Memory

Data
Memory

Compact Flash
"Hard Disk"




Requirements

Braxton Rokos
Electrical Engineering

Project Requirements

- The CPU must be explainable to sophomore students in CprE 281.
- The CPU data path and control path must be visualized with LEDs.
- Adjustable CPU clock to enable stepping through individual instructions and operating at different clock frequencies.
- The CPU must be capable of playing the original i281 PONG video game and other example programs from the FPGA and the Web Simulator.
- The CPU design must be as close as possible to the original design.
- It must look cool.

Explainable Content



Chapter 4: i281e Programming

4.1: Structure of an Instruction

Between different instruction set architectures, there is a wide diversity in how machine code instructions are encoded. Different processors employ a wide range of techniques to balance performance, memory consumption, and technical limitations. Some, like the MIPS processor, try to make instruction formats as simple as possible to reduce decoding times. Others, like the x86 family of processors, include a wide variety of valid instructions to make the most of each execution cycle. A modern x86-64 processor can execute 981 unique instructions, ranging from one to fifteen bytes long.

The i281e does not come close to that in terms of complexity. Each instruction is exactly 16 bits long. It is fetched, executed, and terminated in exactly one clock cycle. Not every instruction ends up using all 16 bits but keeping them at that length helps keep the i281e conceptually simple. An instruction can be broken up into two parts.

- **Opcode:** The highest 8 bits, which are sent to the control table and is used to generate the control signals for that instruction. This, along with the flag inputs, determines what the processor does during a specific clock cycle. The control table is the only part of the processor to receive the opcode.
- **Operand:** The lower 8 bits, which are sent to C_{17} and C_{15} to be used in the data path of the processor. The operand has no influence on what the control signals are during the instruction execution cycle. On the hardware, the value is known as the "Immediate Value."

The opcode itself can be broken up further. The top 4 bits of the opcode determine what "group" of instruction executes. Groups are a vague category that lump similar instruction together to ease decoding logic complexity. Some instruction groups contain several similar functions, while most contain only one. The bottom 4 are used as arguments to augment the function of that instruction further.


Group	Argument	Operand
0 0 0 0	0 0 0 0	0 0 0 0 0 0 0 0

Opcode Operand

Fig 4.1.1: Basic structure of an i281e instruction


The CPU must be explainable to sophomore students in CprE 281.

Visualization



The CPU data path and control path must be visualized with LEDs.

Visualization




The CPU data path and control path must be visualized with LEDs.

Visualization




The CPU data path and control path must be visualized with LEDs.

Adjustable Clock





Adjustable CPU clock to enable stepping through individual instructions and operating at different clock frequencies.

Example Programs



The CPU must be capable of playing the original i281 PONG video game and other example programs from FPGA and Web Simulator.

Design Similarity




The CPU design must be as close as possible to the original design.

It must look *cool*


Design Process

Daryl Damman
Software Engineering


Design Iterations




Design Iterations




Let's look at the Arithmetic Logic Unit (ALU) as an example.






ALU Logic



ALU Schematics



sdmay24-14

Sheet: /

File: i281_outputMux_and_flag_registers_ALU.kicad_sch

Title: i281 Flag Registers and Output MUX


Size: A4 Date: 2023-11-03

KiCad E.D.A. kicad (6.0.11)


Rev: A

Id: 1/1


ALU Implementation




Where's the ALU?




Minimum Viable Processor (Fall 2023)




Expansion of the Original Design



Breadboard Machine (Early Spring 2024)




Breadboard Machine (Early Spring 2024)




Design Iterations

Breadboard

PCB




Design Iterations




Let's look at the Arithmetic Logic Unit (ALU) again,
for which we built two alternative PCB designs.


ALU Logic




ALU Logic (NOR Version)




ALU Layout (First Version)




ALU Layout (Second Version)





ALU Layout (Second Version)





ALU Routing




ALU PCB Implementation (Revision A)



ALU PCB Implementation (Revision B)





BIOS HIGH
BIOS LOW

Register A
Register B
Register C
Register D

C0-C7
C8-C15
C16-C23

Port 0
Port 1

ALU SELECT
4-Bit Shifter and NPN
Flags Calculator
Flags Register
ALU (NOR Version)
Output MUX

88881281

VRAM

i281e CPU

i281e CPU design by:
Daryl Damman
Logan Lee
Grant Nordling
Braxton Rokos
Gavin Tersteeg

i281 CPU design by:
Kyung-Tae J.
Alexander Stoytch
Project Supervisor:
Alexander Stoytch

Program Counter
8-Bit 2-1 MUX
PC Register


Control Path Signals

REG Input / C18 Out
8-Bit Adder/subtractor
REG Port 0 / ALU Input A
Program Counter
DMEM Address / C15 Out
REG Port 1 / WRITBACK
DMEM Input / C16 Out
ALU Input B / C11 Out
DMEM Input / C16 Out
ALU Output
DMEM Output
REG Input / C18 Out
Switchers High Bits
Switchers Low Bits

C15 MUX

C16 MUX

1.8432 MHz
Data Memory



ALU

i281e CPU

i281e CPU design by:
Daryl Damman
Logan Lee
Grant Nordling
Braxton Rokos
Gavin Tersteeg

i281 CPU design by:
Kyung-Tae J.
Alexander Stoychev
Project Supervisor:
Alexander Stoychev

Control Path Signals

REG

CTRL

MUX

CMEM

ALU


DMEM



MUX


MUX

MUX

PC







Front
Panel

MEGA I/O
Board

Technical Details

Gavin Tersteeg
Software Engineering

Loading User Programs

Original i281 CPU

- “Magically” loads programs/BIOS into memory
- No boot sequence/procedures
- User program loading done by “external” mechanisms

New i281e CPU

- External program load mechanism too complex to physically implement
- System must be able to load its own programs

Expanded Memory

Original i281 CPU

32 words - Code ROM (BIOS)

32 words - Code RAM

16 bytes - Data Memory

No Mass Storage / Hard Disk

Expanded Memory

Original i281 CPU

32 words - Code ROM (BIOS)

32 words - Code RAM

16 bytes - Data Memory

No Mass Storage / Hard Disk

New i281e CPU

=> 128 words - Code ROM (BIOS)

=> 32 KW - Code RAM

=> 32 KB - Data Memory

=> 32 MB - Compact Flash Memory
“Hard Disk”

Original Opcodes

NOOP	NO OPERATION
INPUTC	INPUT into Code memory
INPUTCF	INPUT into Code memory with oFfset
INPUTD	INPUT into Data memory
INPUTDF	INPUT into Data memory with oFfset
MOVE	MOVE the contents of one register into another
LOADI	LOAD Immediate value
LOADP	LOAD Pointer address
ADD	ADD two registers
ADDI	ADD an Immediate value to a register
SUB	SUBtract two registers
SUBI	SUBtract an Immediate value from a register
LOAD	LOAD from a data memory address into a register
LOADF	LOAD with an oFfset specified by another register
STORE	STORE a register into a data memory address
STOREF	STORE with an oFfset specified by another register
SHIFTL	SHIFT Left all bits in a register
SHIFTR	SHIFT Right all bits in a register
CMP	COMPare the values in two registers
JUMP	JUMP unconditionally to a specified address
BRE	BRanch if Equal
BRZ	BRanch if Zero
BRNE	BRanch if Not Equal
BRNZ	BRanch if Not Zero
BRG	BRanch if Greater
BRGE	BRanch if Greater than or Equal

Original i281 Instruction Set Table


	0x-0	0x-1	0x-2	0x-3	0x-4	0x-5	0x-6	0x-7	0x-8	0x-9	0x-A	0x-B	0x-C	0x-D	0x-E	0x-F
0x0-	NOOP	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---
0x1-	INPUTC [A*]	INPUTCF [A*]	INPUTD [A*]	INPUTDF [A*]	---	INPUTCF [B*]	---	INPUTDF [B*]	---	INPUTCF [C*]	---	INPUTDF [C*]	---	INPUTCF [D*]	---	INPUTDF [D*]
0x2-	MOV A,A NOOP	MOV A,B	MOV A,C	MOV A,D	MOV B,A	MOV B,B NOOP	MOV B,C	MOV B,D	MOV C,A	MOV C,B	MOV C,C NOOP	MOV C,D	MOV D,A	MOV D,B	MOV D,C	MOV D,D NOOP
0x3-	LOADI A,*	---	---	---	LOADI B,*	---	---	---	LOADI C,*	---	---	---	LOADI D,*	---	---	---
0x4-	ADD A,A SHIFTL A	ADD A,B	ADD A,C	ADD A,D	ADD B,A	ADD B,B SHIFTL B	ADD B,C	ADD B,D	ADD C,A	ADD C,B	ADD C,C SHIFTL C	ADD C,D	ADD D,A	ADD D,B	ADD D,C	ADD D,D SHIFTL D
0x5-	ADDI A,*	---	---	---	ADDI B,*	---	---	---	ADDI C,*	---	---	---	ADDI D,*	---	---	---
0x6-	SUB A,A	SUB A,B	SUB A,C	SUB A,D	SUB B,A	SUB B,B	SUB B,C	SUB B,D	SUB C,A	SUB C,B	SUB C,C	SUB C,D	SUB D,A	SUB D,B	SUB D,C	SUB D,D
0x7-	SUBI A,*	---	---	---	SUBI B,*	---	---	---	SUBI C,*	---	---	---	SUBI D,*	---	---	---
0x8-	LOAD A,[*]	---	---	---	LOAD B,[*]	---	---	---	LOAD C,[*]	---	---	---	LOAD D,[*]	---	---	---
0x9-	LOADF A, [A*]	LOADF A, [B*]	LOADF A, [C*]	LOADF A, [D*]	LOADF B, [A*]	LOADF B, [B*]	LOADF B, [C*]	LOADF B, [D*]	LOADF C, [A*]	LOADF C, [B*]	LOADF C, [C*]	LOADF C, [D*]	LOADF D, [A*]	LOADF D, [B*]	LOADF D, [C*]	LOADF D, [D*]
0xA-	STORE [*],A	---	---	---	STORE [*],B	---	---	---	STORE [*],C	---	---	---	STORE [*],D	---	---	---
0xB-	STOREF [A*],A	STOREF [B*],A	STOREF [C*],A	STOREF [D*],A	STOREF [A*],B	STOREF [B*],B	STOREF [C*],B	STOREF [D*],B	STOREF [A*],C	STOREF [B*],C	STOREF [C*],C	STOREF [D*],C	STOREF [A*],D	STOREF [B*],D	STOREF [C*],D	STOREF [D*],D
0xC-	SHIFTL A	SHIFTR A	---	---	SHIFTL B	SHIFTR B	---	---	SHIFTL C	SHIFTR C	---	---	SHIFTL D	SHIFTR D	---	---
0xD-	CMP A,A	CMP A,B	CMP A,C	CMP A,D	CMP B,A	CMP B,B	CMP B,C	CMP B,D	CMP C,A	CMP C,B	CMP C,C	CMP C,D	CMP D,A	CMP D,B	CMP D,C	CMP D,D
0xE-	JUMP *	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---
0xF-	BRZ * BRE *	BRNZ * BRNE *	BRG *	BRGE *	---	---	---	---	---	---	---	---	---	---	---	---

Expanded i281e Instruction Set Table

	0x-0	0x-1	0x-2	0x-3	0x-4	0x-5	0x-6	0x-7	0x-8	0x-9	0x-A	0x-B	0x-C	0x-D	0x-E	0x-F
0x0-	BANK A+*	---	---	---	BANK B+*	---	---	---	BANK C+*	---	---	---	BANK D+*	---	---	---
0x1-	INPUTC [A*]	INPUTCF [A+*]	INPUTD [A*]	INPUTDF [A+*]	CACHE A	INPUTCF [B+*]	WRITE [B+*],A	INPUTDF [B+*]	---	INPUTCF [C+*]	WRITE [C+*],A	INPUTDF [C+*]	---	INPUTCF [D+*]	WRITE [D+*],A	INPUTDF [D+*]
0x2-	MOV A,A NOOP	MOV A,B	MOV A,C	MOV A,D	MOV B,A	MOV B,B NOOP	MOV B,C	MOV B,D	MOV C,A	MOV C,B	MOV C,C NOOP	MOV C,D	MOV D,A	MOV D,B	MOV D,C	MOV D,D NOOP
0x3-	LOADI A,*	---	---	---	LOADI B,*	---	---	---	LOADI C,*	---	---	---	LOADI D,*	---	---	---
0x4-	ADD A,A SHIFTL A	ADD A,B	ADD A,C	ADD A,D	ADD B,A	ADD B,B SHIFTL B	ADD B,C	ADD B,D	ADD C,A	ADD C,B	ADD C,C SHIFTL C	ADD C,D	ADD D,A	ADD D,B	ADD D,C	ADD D,D SHIFTL D
0x5-	ADDI A,*	---	---	---	ADDI B,*	---	---	---	ADDI C,*	---	---	---	ADDI D,*	---	---	---
0x6-	SUB A,A	SUB A,B	SUB A,C	SUB A,D	SUB B,A	SUB B,B	SUB B,C	SUB B,D	SUB C,A	SUB C,B	SUB C,C	SUB C,D	SUB D,A	SUB D,B	SUB D,C	SUB D,D
0x7-	SUBI A,*	---	---	---	SUBI B,*	---	---	---	SUBI C,*	---	---	---	SUBI D,*	---	---	---
0x8-	LOAD A,[*]	---	---	---	LOAD B,[*]	---	---	---	LOAD C,[*]	---	---	---	LOAD D,[*]	---	---	---
0x9-	LOADF A,[A*]	LOADF A,[B*]	LOADF A,[C*]	LOADF A,[D*]	LOADF B,[A*]	LOADF B,[B*]	LOADF B,[C*]	LOADF B,[D*]	LOADF C,[A*]	LOADF C,[B*]	LOADF C,[C*]	LOADF C,[D*]	LOADF D,[A*]	LOADF D,[B*]	LOADF D,[C*]	LOADF D,[D*]
0xA-	STORE [A*],A	---	---	---	STORE [A*],B	---	---	---	STORE [A*],C	---	---	---	STORE [A*],D	---	---	---
0xB-	STOREF [A*],A	STOREF [B*],A	STOREF [C*],A	STOREF [D*],A	STOREF [A*],B	STOREF [B*],B	STOREF [C*],B	STOREF [D*],B	STOREF [A*],C	STOREF [B*],C	STOREF [C*],C	STOREF [D*],C	STOREF [A*],D	STOREF [B*],D	STOREF [C*],D	STOREF [D*],D
0xC-	NORI A,*	SHIFTR A	---	---	NORI B,*	SHIFTR B	---	---	NORI C,*	SHIFTR C	---	---	NORI D,*	SHIFTR D	---	---
0xD-	CMP A,A	CMP A,B	CMP A,C	CMP A,D	CMP B,A	CMP B,B	CMP B,C	CMP B,D	CMP C,A	CMP C,B	CMP C,C	CMP C,D	CMP D,A	CMP D,B	CMP D,C	CMP D,D
0xE-	NOR A,A	NOR A,B	NOR A,C	NOR A,D	NOR B,A	NOR B,B	NOR B,C	NOR B,D	NOR C,A	NOR C,B	NOR C,C	NOR C,D	NOR D,A	NOR D,B	NOR D,C	NOR D,D
0xF-	BRC * BRAE *	BRNC * BRB *	BRO *	BRNO *	BRN *	BRNN * BRP *	BRZ * BRE *	BRNZ * BRNE *	BRA *	BRBE *	BRG *	BRGE *	BRL *	BRLE *	JUMPR C+*	JUMP *

External Connectors

- Front Panel / Control Bus
 - 40-Pin IDC and 6-Pin DIN for providing clock and switch controls
- Serial I/O
 - TTL-Logic or RS-232 serial connection to on-board UART (for DOS/281 or MONITOR)
- Compact Flash
 - “Hard Disk” of the system, using Compact Flash bus protocols
- Expansion Bus
 - Smaller version of S-100 Bus (IEEE-696) connection for managing external peripherals



Front Panel Bus
(40Pin)

Front Control Bus
(6DIN)

Expansion Bus
(24Pin)

Serial I/O

Compact Flash
Bus (40Pin)

BIOS HIGH
BIOS LOW

Author: Daryl Damman

Register A

Register B

Register C

Register D

Port 0

Port 1

C0-C7

C8-C15

C16-C23

80286 ALU
(NOR Version)

VROM

80286 CPU design by:
Daryl Damman
Logan Lee
Grant Harding
Braxton Rokos
Gavin Tersteeg

Control Path Signals

Author: Gavin Tersteeg

Author: Braxton Rokos

Author: Daryl Damman

Damman

What's left?


- Expanded memory allows for boot software to execute
- i281e CPU can now directly access mass storage to read programs
- New opcodes to take data and automatically write it to memory

What's left?

- Expanded memory allows for boot software to execute
- i281e CPU can now directly access mass storage to read programs
- New opcodes to take data and automatically write it to memory

All that remains now is the software.

DOS/281



DOS/281 Features

- Loading user programs
- Downloading and saving new user programs
- Managing program and non-program files on the compact flash card
- Allowing editing, assembly, and debugging of user programs locally
- Providing API interfaces for more complex i281 applications

DOS/281 is implemented in ~3,000 lines of assembly code, and occupies 5 KB of memory.


This is about **0.011%** of the size of the Linux kernel.




Expandability

Gavin Tersteeg
Software Engineering


Each Ribbon Cable is an 8-bit Bus



Module Separation




Mainboard PCB Diagram



Two Layer Design





BIOS HIGH
BIOS LOW

Author: Daryl Damman

Register A
A7 A6 A5 A4 A3 A2 A1 A0
Register B
B7 B6 B5 B4 B3 B2 B1 B0
Register C
C6 C5 C4 C3 C2 C1 C0
Register D
D7 D6 D5 D4 D3 D2 D1 D0

C0-C7
C8-C15
C16-C23

Port 0
OP7 OP6 OP5 OP4 OP3 OP2 OP1 OP0
Port 1
SP7 SP6 SP5 SP4 SP3 SP2 SP1 SP0

ALU SELECT
Flags Register
i281e ALU (NOB Version)
Output MUX

Author: Gavin Tersteeg
1280

VROM
Data Memory

i281e CPU

i281e CPU design by:
Daryl Damman
Logan Lee
Grant Harding
Brexton Rokos
Gavin Tersteeg

i281e CPU design by:
Kyung-Tae J.
Alexander Stoychuk
Project Supervisor:
Alexander Stoychuk

Author: Logan Lee
i281e Program Counter
PC Register

REG Input / C18 Out
8-Bit ALU/Op/Div
Instruction/Prog/Div
REG Port 0 / ALU Input A
Program Counter
REG Port 1 / WriteBACK
DMEM Address / C15 Out
ALU Input B / C13 Out
DMEM Input / C16 Out
ALU Output
DMEM Output
ALU Flags
REG Input / C18 Out
Switches high Bits
Switches low Bits

Control Path Signals


C15 MUX
Author: Daryl Damman
8-Bit 2-1 MUX

C16 MUX
Author: Daryl Damman
8-Bit 2-1 MUX


1.8432 MHz

SWANLE


Mainboard Bus Connectors



Additional Implementation




Additional Implementation




Remove C11 MUX

Additional Implementation




Replace C11 MUX

Additional Implementation




Expansion Capability




Testing

Braxton Rokos
Electrical Engineering

Breadboard Testing



Breadboard Stability





PCB Testing

- Self-Check Program for Several Opcodes
- Reassurances Testing
- Power Analysis
- Clock Frequency Limit Tests
- Verification Testing
- Full System Integration Testing
- Comparing Simulator Results to Hardware Results


Lessons Learned

Grant Nordling
Electrical Engineering



Circuit Validation




PCB Routing



Fixing PCBs: Inverted Select Bit fixed with NOT gate IC



Documentation & Bill of Materials



Index	Quantity	Part Number	Manufacturer Part Number	Description
6	1	1 2288607	PH1-36-UA	2.54mm Breakaway Pin Header (Packs: 36)
7	2	13 46P6240	MC0805B104K500A5.08MM	0.1 uF Ceramic Capacitor
8	3	7 34825	LY3330	5mm Yellow LED
9	4	32 107393	LE3330	5mm Orange LED
10	5	16 333973	UT1871-81-M1-R	5mm Red LED
11	6	6 4609Y-101-3311E-14609Y-101-3311E		9 Pin 330 Ohm Resistor network

Acknowledgements

- Matt Post, Lee Harker, and ETG Student Staff
- ECPE Department
- Dr. Alexander Stoytchev

i281e CPU



Discover the *extended* difference.

Questions?

THE END

Backup Slides


Mainboard Bus Connectors



Expanded i281e Instruction Set Table

	0x-0	0x-1	0x-2	0x-3	0x-4	0x-5	0x-6	0x-7	0x-8	0x-9	0x-A	0x-B	0x-C	0x-D	0x-E	0x-F
0x0-	BANK A+*	---	---	---	BANK B+*	---	---	---	BANK C+*	---	---	---	BANK D+*	---	---	---
0x1-	INPUTC [A*]	INPUTCF [A+*]	INPUTD [A*]	INPUTDF [A+*]	CACHE A	INPUTCF [B+*]	WRITE [B+*],A	INPUTDF [B+*]	---	INPUTCF [C+*]	WRITE [C+*],A	INPUTDF [C+*]	---	INPUTCF [D+*]	WRITE [D+*],A	INPUTDF [D+*]
0x2-	MOV A,A NOOP	MOV A,B	MOV A,C	MOV A,D	MOV B,A	MOV B,B NOOP	MOV B,C	MOV B,D	MOV C,A	MOV C,B	MOV C,C NOOP	MOV C,D	MOV D,A	MOV D,B	MOV D,C	MOV D,D NOOP
0x3-	LOADI A,*	---	---	---	LOADI B,*	---	---	---	LOADI C,*	---	---	---	LOADI D,*	---	---	---
0x4-	ADD A,A SHIFTL A	ADD A,B	ADD A,C	ADD A,D	ADD B,A	ADD B,B SHIFTL B	ADD B,C	ADD B,D	ADD C,A	ADD C,B	ADD C,C SHIFTL C	ADD C,D	ADD D,A	ADD D,B	ADD D,C	ADD D,D SHIFTL D
0x5-	ADDI A,*	---	---	---	ADDI B,*	---	---	---	ADDI C,*	---	---	---	ADDI D,*	---	---	---
0x6-	SUB A,A	SUB A,B	SUB A,C	SUB A,D	SUB B,A	SUB B,B	SUB B,C	SUB B,D	SUB C,A	SUB C,B	SUB C,C	SUB C,D	SUB D,A	SUB D,B	SUB D,C	SUB D,D
0x7-	SUBI A,*	---	---	---	SUBI B,*	---	---	---	SUBI C,*	---	---	---	SUBI D,*	---	---	---
0x8-	LOAD A,[*]	---	---	---	LOAD B,[*]	---	---	---	LOAD C,[*]	---	---	---	LOAD D,[*]	---	---	---
0x9-	LOADF A,[A*]	LOADF A,[B*]	LOADF A,[C*]	LOADF A,[D*]	LOADF B,[A*]	LOADF B,[B*]	LOADF B,[C*]	LOADF B,[D*]	LOADF C,[A*]	LOADF C,[B*]	LOADF C,[C*]	LOADF C,[D*]	LOADF D,[A*]	LOADF D,[B*]	LOADF D,[C*]	LOADF D,[D*]
0xA-	STORE [A*],A	---	---	---	STORE [A*],B	---	---	---	STORE [A*],C	---	---	---	STORE [A*],D	---	---	---
0xB-	STOREF [A*],A	STOREF [B*],A	STOREF [C*],A	STOREF [D*],A	STOREF [A*],B	STOREF [B*],B	STOREF [C*],B	STOREF [D*],B	STOREF [A*],C	STOREF [B*],C	STOREF [C*],C	STOREF [D*],C	STOREF [A*],D	STOREF [B*],D	STOREF [C*],D	STOREF [D*],D
0xC-	NORI A,*	SHIFTR A	---	---	NORI B,*	SHIFTR B	---	---	NORI C,*	SHIFTR C	---	---	NORI D,*	SHIFTR D	---	---
0xD-	CMP A,A	CMP A,B	CMP A,C	CMP A,D	CMP B,A	CMP B,B	CMP B,C	CMP B,D	CMP C,A	CMP C,B	CMP C,C	CMP C,D	CMP D,A	CMP D,B	CMP D,C	CMP D,D
0xE-	NOR A,A	NOR A,B	NOR A,C	NOR A,D	NOR B,A	NOR B,B	NOR B,C	NOR B,D	NOR C,A	NOR C,B	NOR C,C	NOR C,D	NOR D,A	NOR D,B	NOR D,C	NOR D,D
0xF-	BRC * BRAE *	BRNC * BRB *	BRO *	BRNO *	BRN *	BRNN * BRP *	BRZ * BRE *	BRNZ * BRNE *	BRA *	BRBE *	BRG *	BRGE *	BRL *	BRLE *	JUMPR C+*	JUMP *

Adjustable Clock




Adjustable CPU clock to enable stepping through individual instructions and operating at different clock frequencies.

Expansion Capability



Mainboard PCB with Overlaid Modules



Project Vision

The i281 CPU was designed to support the curriculum in CprE 281: Digital Logic. The CPU has no physical form capable of creating hands-on experiences for students. The CPU must be created in hardware and be similar to the FPGA and Simulator designs. The project consists of two stages: Breadboard and Printed Circuit Board. The Breadboard version must be created first to prove the concept and debug any issues. The Printed Circuit Board version will use the designs from the Breadboard version and implement them in a fashion that is easier to reproduce and learn from.

Project Vision

The students in the CPR E 281 digital logic course lack a physical design of an i281 CPU they can use to apply their learning.

When we originally laid out the curriculum, there were three classes (X81). The motivation for the project is to better prepare students for 381; however, after all these projects, etc. it was determined the students have no idea how to use breadboards and PCB. There does not exist material and a fully-fledged physical computer for 481, a non-existent class.

This processor is meant to be a sandbox to allow computer engineering students learn digital design experience. Used as a teaching platform for both 281 and 481. The original design is mysterious. This design takes away the confusion and showcases the internals in full.


The CPR E 281 Digital Logic Course demonstrates the i281 CPU on both FPGA and Simulators, yet lacks a hardware implementation of it. This project aims to physically build the hardware version of the design to emphasize the branch between software and hardware. - Braxton :)




Breadboard Machine (Early Spring 2024)




FPGA Implementation (Summer 2019)




i281 CPU covered in CprE 281 labs (Fall 2019 — Present)



i281 CPU covered in CprE 281 lectures (Fall 2019 — Present)



Mindful Layout & Silkscreen



i281 CPU Web Simulator (Spring 2021 — Present)


03 21 8458

0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

Speed:50

- Auto Mode on
- Game Mode on
- Register View
- Start PC @ 32
- Stop At End
- Show Description
- Show Bus Width
- Syntax Highlighting
- Show Data Path
- Show Control Path

RUN STEP RESET LOAD



i281 CPU Web Simulator (Finished in Spring 2021)



Brady Kolosik



Aiman Priester



Eric Marcanio



Jacob Betsworth




Bryce Snell




Colby McKinley

Our Project i281e CPU (Spring 2024)




Mindful Layout




Expansion Capability



Web Simulator for the i281e CPU



Web Simulator for the i281e CPU



Banking

Using banking techniques

Accessible Memory:

32 Kw - Code Memory


=> 256 Banks - Code Memory

32 KB - Data Memory

=> 256 Banks - Data Memory

32 MB - Compact Flash (CF) Memory =>


65,536 Blocks - CF Memory



CPU data path and control path must be visualized through LEDs.


System Design

- After the logical schematic is finished, it must be translated into something that can be built on a breadboard.
- A rough component outline of each module is created before physical assembly can begin.




System Design

- Once a breadboard layout is finished, it can be physically implemented.
- Ribbon cable is used with the black connectors to transfer data across modules.




System Design

- PCB info?
- Mention how it connects to the Mainboard?



System Design

- Each module starts as a chip-level electrical schematic.
- Pictures is the schematic for the MUX



Unadded Opcodes (Blue)

Signed

VS

Unsigned

BRE BRanch if Equal
BRZ BRanch if Zero

BRNE BRanch if Not Equal
BRNZ BRanch if Not Zero

BRG BRanch if Greater

BRGE BRanch if Greater than or Equal

BRL BRanch if Less
BRLE BRanch if Less than or Equal

BRE Ranch if Equal
BRZ BRanch if Zero

BRNE BRanch if Not Equal
BRNZ BRanch if Not Zero

BRA BRanch if Above

BRAE BRanch if Above or Equal

BRB BRanch if Below
BRBE BRanch if Below or Equal

Code Memory
Module

Control Table Module

Register File Module

Program Counter
Module

Arithmetic Logic
Module

Data Memory +
Video Card Module

Multiplexer Module

Boot Module



User Panel Module

Clock Module

Debug Module

System Modules


Code Memory





Control Table / Instruction Decoder

Instruction Decoder - JUMP @+12



C0	C1	C2	C3	C4	C5	C6	C7	C8	C9	C10	C11	C12	C13	C14	C15	C16	C17	C18
0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0





Program Counter





Register File





ALU with Flags Register





ALU (NOR version)




Flags Register



Data Memory and Video Card




ALU Schematic (3 of 3)




Prototyping

- Since this project is more implementation heavy, most of our first semester was focused on constructing our prototype.
- The project requirements call for the first version of the i281 CPU to be built on solderless breadboards. This allowed us to build each module and test as we progressed.
- When an issue with a module was found, it could easily be corrected, and it's KiCAD design schematics updated.




Prototype Implementations




- As the semester progressed, we implemented enough of the prototype modules that we were able to construct a minimally viable processor (MVP).
- The MVP lacks a number of features that will be present on the finished product, but it allows most of the critical modules to be integration tested using simple test programs.

Test Plan

- **Acceptance Testing**
 - Testing electrical properties
 - Ex. short circuits
- **Integration Testing**
 - Entire system testing & running program
- **Interface Testing**
 - Interface panel designed with basic input and control switches




Breadboard Implementation



Design Complexity

- Breadboards and Wires
- Hardware
- Design/Constraints
 - Limited By Breadboards
 - Wiring Complexity
 - Educational Emphasis
- Obtainable Parts
 - Available parts



i281 CPU

Design Iterations


- i281 CPU Simulation and FPGA Design
- FPGA Design + Our Design Decisions
- Fixed Errors From Debugging & Redesigns



Project Schedule First Semester

- **First Metric**
 - Initial Designs


- **First Milestone**
 - Hardware Level Design



Project Schedule First Semester

- **Second Metric**
 - Breadboards (BB)

- **Second Milestone**
 - Breadboard Implementation




Project Schedule Second Semester

- **Metric**

- Printed Circuit Board (PCB)

- **Milestones**

- PCB Implementation
- Final PCB Testing



THE END++

